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Abstract
A general critical condition of subharmonic oscillation in terms of the loop gain is derived. Many closed-form
critical conditions for various control schemes in terms of converter parameters are also derived. Some previously
known critical conditions become special cases in the generalized framework. Given an arbitrary control scheme, a
systematic procedure is proposed to derive the critical condition for that control scheme. Different control schemes
share similar forms of critical conditions. For example, both V2 control and voltage mode control have the same
form of critical condition. A peculiar phenomenon in average current mode control where subharmonic oscillation
occurs in a window value of pole can be explained by the derived critical condition. A ripple amplitude index to
predict subharmonic oscillation proposed in the past research has limited application and is shown invalid for a
converter with a large pole.
Index Terms
DC-DC power conversion, modeling, instability, subharmonic oscillation, critical condition
I. INTRODUCTION
Average continuous-time models are generally applied to analyze DC-DC converters [1]. The average model can
predict some types of instabilities, but it generally cannot predict subharmonic oscillation [2] which is associated
with a discrete-time pole at -1. By considering the sampling effects and increasing the system dimension, improved
average models can predict the occurrence of subharmonic oscillation in some cases [3], [4]. However, even with
positive gain or phase margins in the improved average model, the subharmonic oscillation may still occur [5].
This paper shows a systematic approach to accurately derive the critical condition.
Some subharmonic oscillation critical conditions for particular control schemes have been known. These control
schemes are current mode control (CMC) [1] (where the subharmonic oscillation occurs at duty cycle D = 1/2),
voltage mode control (VMC) without considering the effect of equivalent series resistance (ESR) [6], and V2 control
[7]. These conditions are generally obtained case by case, not systematically.
This paper tries to answer the following questions:
1) Is there a general closed-form critical condition that directly leads to these known conditions, and these
known conditions become special cases in the generalized framework?
2) There exists a peculiar phenomenon in average current mode control such that subharmonic oscillation occurs
in a window value of pole [8]. Is there a general theory to explain this phenomenon? Does it also exist in
other cases?
3) It is hypothesized in [6] that the signal ripple amplitude can predict the occurrence of subharmonic oscillation.
Does it have limited application only in some particular cases?
4) Some control schemes (such as V2 control, VMC and CMC) may seem different, but do they share the same
or similar form of critical condition?
5) Given an arbitrary control scheme, is there a systematic method to derive the critical condition for that control
scheme?
The answers to all of these questions will be shown to be affirmative.
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Figure 1. An illustrative critical boundary in the parameter space (vs, R).
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Figure 2. A VMC buck converter with a compensator Gc(s).
Like the describing function approach [9], harmonic balance [10], [11] is a tool to analyze a nonlinear system.
Based on harmonic balance, a critical condition of subharmonic oscillation in the buck converter is obtained in
[12], [13], [14]. Since most converter designers are familiar with the loop gain analysis, here the critical condition
in [12], [13], [14] is expressed in terms of the loop gain. Based on this critical condition, many closed-form critical
conditions for various control schemes are obtained. To determine the loop gain for CMC, there exists different
views about the PWM modulator gain [15]. For stability analysis, it will be shown that the PWM modulator gains
for CMC and VMC are the same.
Note that, here, the critical condition is expressed in the converter parameter space. For example, given a source
voltage vs and load resistance R, an illustrative critical boundary in the parameter space (vs, R) is shown in Fig. 1.
The critical conditions defines the subharmonic oscillation boundary in the parameter space to separate stable and
unstable regions. When a converter parameter crosses the critical value, the stability (or instability) changes. Critical
conditions in closed-forms greatly facilitate the converter design, because the quantitative effect of each relevant
converter parameter can be clearly seen.
The remainder of the paper is organized as follows. In Sections II and III, the operation of the buck converter
and harmonic balance analysis are briefly reviewed. In Section IV, a general critical condition in terms of loop gain
is derived. In Section V, the critical conditions for typical loop gains are derived. In Sections VI-IX, the proposed
approach is systematically applied to various control schemes. Conclusions are collected in Section X.
II. BRIEF REVIEW OF BUCK CONVERTER OPERATION
Consider a VMC buck converter shown in Fig. 2, where vs is the source voltage, vd is the voltage across the diode,
vo is the output voltage, vr is the reference voltage, y is the compensator output signal, and Gc(s) = −y(s)/vo(s)
is the compensator transfer function. Denote the ramp slope as ma = h˙(d). Denote the cycle period as T , the
switching frequency as fs = 1/T and let ωs := 2pifs.
Similarly, a CMC buck converter is shown in Fig. 3, where a control signal ic controls the (peak) inductor current
iL, and y = ic− iL (equivalently, Gc(s) = 1). Note that in Fig. 3, the circuit is arranged in a way to have a similar
output signal y as in VMC.
The operation of the converter is as follows. Within a cycle period T , the dynamics is switched between two
stages, S1 and S2. Switching occurs when the compensator output y intersects with the ramp signal h(t) :=
Vl + (Vh − Vl)( tT mod 1), where h(t) varies from a low value Vl to a high value Vh. Denote the ramp amplitude
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Figure 3. A CMC buck converter.
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Figure 4. An equivalent nonlinear switching model.
as Vm = Vh − Vl. In the trailing-edge modulation (TEM) [2], vd = vs in stage S1 and vd = 0 in stage S2. The
waveform of vd(t) is a square wave with a duty cycle D. In the leading-edge modulation (LEM), vd = 0 in stage
S1 and vd = vs in stage S2. This paper focuses on TEM only. For LEM, see [12], [13], [14]. The controlled
buck converter is equivalent to a nonlinear switching model shown in Fig. 4. Note that vr does not affect the loop
stability, and it adjusts the DC offset of h(t) in Fig. 4. Let the loop gain be T (s). From Fig. 4, T (s) = vsG(s)/Vm,
and the model in Fig. 4 can be normalized as in Fig. 5.
III. BRIEF REVIEW OF HARMONIC BALANCE ANALYSIS
A brief review of harmonic balance analysis based on [12], [13], [14] is presented. The square-wave vd(t) can be
represented by Fourier series (harmonics). The signal path in the control loop has two parts: from y to vd through a
nonlinear PWM modulator, and from vd to y through a linear transfer function G(s) := Gp(s)Gc(s), where Gp(s)
is the power stage transfer function and its representation depends on what signal is fed to the compensator.
In VMC, vo is fed to the compensator. Let ρ = R/(R + Rc). For Rc = 0, ρ = 1. From [1, p. 470], the power
stage vd-to-vo transfer function is
Gp(s) =
sRcC + 1
LCs2
ρ
+ (L
R
+RcC)s+ 1
(1)
In CMC, iL is fed to the compensator (with Gc(s) = 1). From [1, p. 470], the power stage vd-to-iL transfer
function is
Gp(s) =
Cs
ρ
+ 1
R
LCs2
ρ
+ (L
R
+RcC)s+ 1
(2)
Let x0(t) be the T -periodic solution of the converter. Let y0(t) be the corresponding T -periodic compensator
output signal. The intersection of h(t) with y0(t) determines the duty cycle and hence the waveform of vd(t). By
“balancing” the equation y0(t) = h(t) (written in Fourier series form) at the switching instants, conditions for
existence of periodic solutions and subharmonic oscillation can be derived. Let Re denote taking the real part of
a complex number. Based on [12], [13], [14], the subharmonic oscillation occurs when
2vsRe
[
∞∑
k=1
[(1 − ej2kpiD)G(jkωs)−G(j(k − 1
2
)ωs)]
]
= Vm (3)
This critical condition is valid for a general switching system shown in Fig. 4. It will be shown later that this
critical condition can be expressed in a closed-form related to the hyperbolic function csch
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Figure 5. An equivalent normalized nonlinear switching model.
IV. CRITICAL CONDITION IN TERMS OF LOOP GAIN
Since T (s) = vsG(s)/Vm, the critical condition (3) directly leads to the following result.
Consider a closed-loop buck converter with a loop gain T (s). For Vm 6= 0, the critical condition of subharmonic
oscillation is
2Re
[
∞∑
k=1
(1− ej2kpiD)T (jkωs)− T (j(k − 1
2
)ωs)
]
= 1 (4)
Note that (4) is an expression of convenience. For Vm = 0, the loop gain vsG(s)/Vm would be infinite. In that
case, the equivalent critical condition (3) is used. Also note that (4) is valid for both VMC and CMC by assuming
the same PWM modulator gain to be 1/Vm. Since both (3) and (4) are exact critical conditions, they can be used
as benchmarks to determine the accuracy of other critical conditions.
Generally, the power stage has an order of at least two (associated with L and C). If the compensator has an
order of three, such as the type-III compensator [16], the loop gain T (s) has an order of five. However, there are
ways to simplify the analysis without losing the accuracy.
First, the compensator is generally designed to cancel some poles or zeros of the power stage, and the order of
T (s) is reduced. Second, from (4), one sees that the shape of the Bode plot for the frequency smaller than ωs/2
is irrelevant. One can use a simplified high-frequency form of T (s) for stability analysis. Third, by decomposing
the loop gain into partial fractions, many new closed-form critical conditions in terms of the converter parameters
can be obtained.
Define an “F-transform” of T (s) as
F [T (s)] := 2Re
[
∞∑
k=1
(1− ej2kpiD)T (jkωs)− T (j(k − 1
2
)ωs)
]
(5)
Note that F [T (s)] is a function of many converter parameters. Here, this function is called an L-plot, denoted
as L. For example, let it be a function of D and it becomes L(D). Then, the critical condition (4) becomes
L := F [T (s)] = 1. The critical condition itself does not tell which side of the critical boundary will be the stable
region. Generally for a converter, the region with L < 1 is stable. The F-transforms of typical loop gain functions
are presented next.
V. “F-TRANSFORMS” OF TYPICAL LOOP GAIN FUNCTIONS
The loop gain is generally designed to have sufficient gain and phase margins. For a stable converter, the phase
of T (jω) is less than 180◦ at the crossover frequency ωc. One can focus only those loop gains of first or second
orders.
The loop gain can be further decomposed into a combination of partial fractions. Only partial fractions of first
orders are considered. Similar analysis can be applied to partial fractions of second orders.
Let ωp and ωz be the pole and zero of T (s). Let p = ωp/ωs and z = ωz/ωs. The F-transform of the fraction
1/(s + ωp) will be the building block to derive the F-transforms of other loop gains.
5Table I
F-TRANSFORM OF TYPICAL LOOP GAIN T (s).
Case T (s) F [T (s)] (note: p = ωp/ωs and z = ωz/ωs)
C1
1
s+ωp
1
ωs
α(D, p) = 1
ωs
(α0(D)− α1(D)p+ c(D, p))
C2
1
s
1
ωs
α0(D)
C3
1
1+s/ωp
pα(D, p)
C4
1+s/ωz
1+s/ωp
− p
z
+ p(1− p
z
)α(D, p)
C5
1
s(1+s/ωp)
1
ωs
(α1(D)p− c(D, p))=
1
ωs
(α0(D)− α(D, p))
C6
1
s2
1
ω2s
α1(D)
C7
1+s/ωz
s2
1
ω2s
( 1
z
α0(D) + α1(D))
C8
1+s/ωz
s(1+s/ωp)
1
ωs
( p
z
α0(D)− (
p
z
− 1)(α1(D)p− c(D, p)))
C9
1+s/ωz
s2(1+s/ωp)
1
ω2s
( p
z
α1(D) + (
1
p
− 1
z
)c(D, p))
From (5),
ωsF [ 1
s + ωp
]
= 2Re
[
∞∑
k=1
(1− ej2kpiD) 1
jk + p
− 1
j(k − 1/2) + p
]
= 2picsch (2pip) − piepip(1−2D)csch (pip) (6)
:= α(D, p)
where the proof of (6) can be obtained by looking up from a handbook of mathematical formulas or checked
by a simple computer program, and csch is a hyperbolic function. Using Taylor series expansion, let α(D, p) =
∞∑
k=0
(−1)kαk(D)pk. Using the L’Hospital’s rule, one has α0(D) = pi(2D − 1) and α1(D) = pi2(2D2 − 2D + 1).
A plot of α(D, p) is shown in Fig. 6. One sees that α(D, p) is close to zero for D > 0.5 and p > 1. The right
straight-line edge in Fig. 6 is α(D, 0) = α0(D) = pi(2D − 1).
Let the correction term be c(D, p) =
∞∑
k=2
(−1)kαk(D)pk. One has
c(D, p) = α(D, p)− α0(D) + α1(D)p (7)
A plot of c(D, p) is shown in Fig. 7. For a large p, since α(D, p) is small, c(D, p) increases almost linearly as a
function of p shown in Fig. 7. From Fig. 7, the correction term c(D, p) is significant only if p > 0.1 (equivalently,
ωp > 0.1ωs). For p < 0.1, c(D, p) can be ignored.
The F-transforms of other loop gains are shown in Table I. For each case C1-C9, the F-transform can be derived
or proved (by simple algebra) in three ways. First, follow the definition of the F-transform as in (5). Second,
by decomposing T (s) into a combination of fractions 1/s, 1/(s + ωp), etc, F [T (s)] is a combination of F [1/s],
F [1/(s + ωp)], etc. For example,
• Use of C1 and C2 leads to C5 and C8;
• Use of C2 and C6 leads to C7;
• Use of C1, C2 and C6 leads to C9; and
• Use of C1 and the fact that F [1] = −1 leads to C4.
Third, each case is a special/general case of other cases. For example, by setting ωp → 0, C1 leads to C2; C5 leads
to C6; and C8 leads to C7. By setting ωz →∞, C7 leads to C6. One sees that C1 is a building block for other cases
because they have similar terms as C1.
Remarks:
(a) All of the transforms in Table I are exact. No approximation is assumed.
(b) There is no correction term c(D, p) for C2, C6, or C7. All other cases have a correction term c(D, p), which
is small and can be ignored if p < 0.1 as discussed above.
The critical conditions for various control schemes are readily derived next.
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VI. CMC: CASE C2
From Fig. 3, T (s) = Gp(s)vs/Vm. From (2), at high frequency, Gp(s) ≈ 1/Ls. One has T (s) ≈ vs/LVms,
which is of case C2 in Table I. Its F-transform leads to the well-known critical condition for CMC [1], [5]
vsα0(D)
LVmωs
= 1 (8)
or equivalently,
vs
L
(D − 1
2
) =
Vm
T
= ma (9)
Without the compensation ramp (ma = 0), the critical point is D = 1/2.
VII. PROPORTIONAL VOLTAGE MODE CONTROL (PVMC): CASES C7, C6, C5, AND C3
In proportional voltage mode control (PVMC), let the voltage loop have a proportional feedback gain kp. One
has Gc(s) = kp and y = kp(vr − vo). Five cases are considered to see the effects of Rc and R on the subharmonic
oscillation.
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Figure 8. A buck converter under CF-PVR.
A. PVMC with Rc 6= 0: Case C7
From (1), at high frequency, Gp(s) ≈ ρ(sRcC + 1)/VmLCs2, and
T (s) =
vsGc(s)Gp(s)
Vm
≈ vskpρ
VmLC
(
1 + s/ωz
s2
) (10)
which is of case C7 with ωz = 1/RcC . From Table I, the critical condition is
vskpρT
2
4VmLC
[
2RcC
T
(2D − 1) + (2D2 − 2D + 1)] = 1 (11)
which is a weighted combination of 2D − 1 (a condition for CMC as seen in (9)) and 2D2 − 2D + 1. The term
2D − 1 can be ignored only if RcC ≪ T . Therefore, in PVMC with a large Rc, the critical condition has a term
2D − 1 like CMC.
B. V2 Control: Case C7, Same as PVMC
The constant-frequency peak voltage regulator (CF-PVR, as shown in Fig. 8), a type of V2 control [7], is proved
below to be a special case of PVMC in terms of the critical condition. In CF-PVR, the output voltage is sensed
(through a voltage divider with a gain of kp), added with a stabilization ramp h(t), and compared with a reference
signal vr to determine the duty cycle. One has Gc(s) = kp, same as PVMC. Therefore, they have the same form
of critical condition (11).
For the buck converter, vo = Dvs. To avoid subharmonic oscillation, (11) is rearranged as (inequality)
maL
kpρvoRc
>
2D − 1
2D
+
T
RcC
(
1− 2D
4D
+
D
2
) (12)
which agrees with [7, Eq. 7] and shows the required ramp slope ma to stabilize the subharmonic oscillation.
Note that the critical condition (12) has two terms. The second term is related to the output capacitor C . For
very large C , the second term can be ignored, and the critical condition (12) is rearranged as (with kp = 1 and
ρ ≈ 1)
ma >
2D − 1
2
(
vsRc
L
) =
Rc(m1 −m2)
2
(13)
where m1 and m2 are the inductor current slopes in the stages S1 and S2 respectively. Note that (13) shows
the required ramp slope ma to stabilize the subharmonic oscillation when the output capacitor is very large. The
critical condition (13) is reasonable, because, with very large output capacitor, the output voltage ripple is mostly
contributed by the inductor current (multiplied by Rc) and the straight-line inductor current analysis (as in the
current-mode control) is adequate for stability analysis. When the output capacitor is small, the critical condition
(12) is more accurate, with an additional (second) term related to the output capacitor ripple.
Without the ramp (ma = 0), rearranging (12), subharmonic oscillation is avoided if
T
RcC
<
1
1
2 +
D2
1−2D
(14)
8or, equivalently,
RcC
T
>
1
2
+
D2
1− 2D and D <
1
2
(15)
also agreed with [7, Eq. 5].
Remarks:
(a) The conditions (12) is applicable to both PVMC and CF-PVR, and (14) or (15) is a special case (ma = 0)
of (12).
(b) D < 1/2 is explicitly required in (15), whereas D < 1/2 is implicitly required in (14).
C. PVMC with Rc = 0: Case C6
Fro Rc = 0, the zero ωz is at infinity and C7 becomes C6. Either from Table I or (11), the critical condition is
vskpT
2
4VmLC
(2D2 − 2D + 1) = 1 (16)
agreed with [6] which claims that the ripple amplitude such as ∆vo (or ∆y) is an index to predict the subharmonic
oscillation. In the buck converter, it happens that ∆vo = (D2 −D)T 2vs/8LC [1], and the critical condition (16)
can be expressed as a condition in terms of ∆vo. However, the condition (16) is valid only for Rc = 0.
D. PVMC with Rc = 0 and Small R: Case C5
As the load resistance R decreases, a pole at ωp = 1/RC becomes significant. At high frequency, from (1),
T (s) ≈ (vskpR
VmL
)
1
s(1 + s/ωp)
(17)
which is of case C5. The critical condition expressed in terms of vs is
vs =
LVmωs
Rkp(α0(D)− α(D, p)) (18)
One sees that as R decreases, the critical value of vs increases proportionally according to 1/R(α0(D)−α(D, p)).
E. PVMC with Simple RL Circuit: Case C3
Most reported subharmonic oscillations occur in switched RLC circuits. However, subharmonic oscillation may
occur even in a simple switched RL circuit of first order.
Example 1. (Subharmonic oscillation occurs even with phase margin of 90.6◦ and infinite gain margin in the
average model.) Consider a simple RL circuit shown in Fig. 9. It is actually equivalent to peak current (voltage)
control. From Fig. 6, for small p and D > 1/2, subharmonic oscillation may occur.
Let the converter parameters be vs = 10 V, vr = 7.5, Vl = 0, Vh = 1, fs = 1 MHz, L = 1 µH, and R = 1 Ω.
One has p = ωp/ωs = R/Lωs and
T (s) =
vskp
Vm(1 + Ls/R)
(19)
For kp = 9, the Bode plot (Fig. 10) shows a phase margin of 90.6◦ and an infinite gain margin. However,
subharmonic oscillation still occurs as shown next.
Based on the exact sampled-data model [12], the pole as a function of kp is shown in Fig. 11, which shows the
occurrence of subharmonic oscillation at kp = 8.63. Note that (19) is of case C3 or C1. From Table I, the critical
condition is
vskppα(D, p) = Vm (20)
Solving (20) and the steady-state condition kp(vr − vo) = h(d), the critical gain is kp = 8.52, close to the exact
sampled-data analysis.
First, let kp = 8. The T -periodic orbit is stable as shown in Fig. 12.
Next, let kp = 9. Subharmonic oscillation occurs with a 2T -periodic orbit as shown in Fig. 13. 
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Figure 9. Simple PVMC RL circuit.
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Figure 10. Bode plot of the RL circuit shows a phase margin of 90.6◦ and an infinite gain margin.
VIII. AVERAGE CURRENT MODE CONTROL (ACMC) WITH A TYPE-II COMPENSATOR: CASE C5
The operation of ACMC is as follows [16]: The inductor current iL is sensed by a resistor Rs and compared with
a voltage reference vr from the voltage loop. The difference is amplified by a current-loop compensator, generally
a type-II compensator,
Gc(s) =
RsKc(1 + s/zc)
s(1 + s/ωp)
(21)
which has a small zero zc ≪ ωs, an integrator pole 0, a large pole ωp, and a gain Kc. At high frequency, from (2),
T (s) =
vsGc(s)Gp(s)
Vm
≈ (vsRsKc
VmzcL
)
1
s(1 + s/ωp)
(22)
which is of case C5. The critical condition is
vsRsKc
VmzcLωs
(α0(D)− α(D, p)) = 1 (23)
It can be also expressed in terms of the ramp slope. From (23), the minimum ramp slope to avoid the subharmonic
oscillation is
ma =
Vm
T
>
vsRsKc
2pizcL
(α0(D)− α(D, p)) (24)
A plot of α0(D)− α(D, p) (also a scaled L-plot L(D, p)) is shown in Fig. 14. The corresponding contour plot
is shown in Fig. 15.
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The contour plot is helpful to determine the maximum allowable loop gain without subharmonic oscillation. For
example, suppose the ACMC converter is designed to operate at D = 0.7 and p = 0.4. From the contour plot,
the L-plot value (α0(D) − α(D, p)) is around 1.5 (also the “elevation” or “contour level” in the contour plot).
Let K = vsRsKc/VmzcLωs. Then, from (23), K < 2/3 is required to avoid the subharmonic oscillation. Since
the largest value of α0(D) − α(D, p) is pi, the subharmonic oscillation is completely avoided for any D or p if
K < 1/pi.
The contour plot also defines the critical boundary. For example, if K = 1, the contour plot with the elevation
at 1 shown in Fig. 15 defines the critical boundary which separate stable region from the unstable region in the
(D, p) space. Only those regions in the (D, p) space with the elevation less than 1 are the stable operating regions.
The contour plot is also helpful to see the “weak spots” which are susceptible to subharmonic oscillation in
the parameter space. Those regions with high elevations in the contour plot are the weak spots. In Fig. 15, one
sees that for a large or small D, the elevation is high, and these regions are the weak spots. For mid-range of D,
there exists a window of p such that the elevation is high. For example, in Fig. 15, draw a line at D = 0.6. As p
increases, for p ∈ (0.2, 0.5), the plot rises above 1 and then falls below 1. In this window of p, the converter is
prone to subharmonic oscillation.
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Figure 13. Subharmonic oscillation with 2T -periodic orbit, kp = 9.
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Figure 14. Plot of α0(D)− α(D, p) for case C5.
The instability window of p can be estimated. Since
α0(D)− α(D, p) ≈{
α1(D)p (for a small p)
α0(D)− 4pie−2pip + 2pie−2piDp (for a large p) (25)
Based on (23) and (25), the instability window of p is
(
1
Kα1(D)
,
1
2
+
2D − 1 + 2e−piD − 1
Kpi
4piDe−piD
) (26)
From (23) and Fig. 15, for p being inside this window, with K ≈ 1 and 0.1 < D < 0.7, the subharmonic oscillation
would occur, as shown in the next example.
Example 2. (Instability window of p.) Consider a buck converter under ACMC [17, p. 114]. The power stage
parameters are vs = 14 V, vo = 5 V, vr = 0.5, Vl = 0, Vh = 1, fs = 50 kHz, L = 46.1 µH, C = 380 µF with ESR
Rc = 0.02 Ω, and R = 1 Ω. The inductor current sensing resistance Rs is 0.1 Ω. The compensator has a zero at
zc = 5652.9 rad/s, poles at 0 and ωp, and a gain Kc = 75506.
Time-domain simulation. The compensator pole ωp is varied from 0.14ωs to 0.81ωs. An unstable window of
ωp between 0.18ωs and 0.49ωs was found and reported in [8]. When ωp is inside the window, the subharmonic
oscillation occurs.
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Figure 16. Stable T -periodic solution, ωp = 0.15ωs .
For example, let ωp = 0.15ωs. The converter is stable (Fig. 16). Let ωp = 0.49ωs. The converter is unstable with
subharmonic oscillation (Fig. 17). Next, let ωp = 0.81ωs. The converter is stable again (Fig. 18).
Independent sampled-data analysis. The sampled-data pole trajectories for ωp/ωs ∈ (0.1, 0.8) are shown in
Fig. 19. There are four poles. Two poles are fixed around 0.88, and 0.95 (≈ e−TRC ). A pole leaves the unit circle
through -1 when ωp = 0.18ωs, and enters the unit circle when ωp = 0.49ωs. This explains exactly the instability
window of ωp.
Accurate prediction by the L-plot. The L-plot from (23), as a function of p for D = vo/vs = 0.357 is shown
in Fig. 20. It shows the instability window of p ∈ [0.18, 0.46]. The small error is due to the approximation of T (s)
in (22). The L-plot is also a scaled cross-section at D=0.357 in Fig. 14. The instability window of p predicted by
(26) is [0.15, 0.58], which is also a close estimation.
In ACMC, the subharmonic oscillation is unrelated to the ripple amplitude [8]. As ωp increases, the amplitude
of y0(t) increases monotonously (because Gc(s) is a low-pass filter). For ωp = 0.49ωs, the converter is unstable
with a small amplitude of y0(t), whereas for ωp = 0.81ωs, the converter is stable with a larger amplitude of y0(t).
The ripple amplitude index to predict the subharmonic oscillation hypothesized in [6] does not apply in this case.
In this example, the existence of instability window of ωp is verified by time-domain simulation, pole trajectories,
and agreed closely with the derived critical condition. 
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Figure 17. Subharmonic oscillation, ωp = 0.49ωs .
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Figure 18. Stable T -periodic solution, ωp = 0.81ωs .
IX. VMC WITH A TYPE-III COMPENSATOR: CASE C5
A typical guideline [16, p. 412] popular in industry to set the parameters of the type-III three-pole-two-zero
compensator is as follows. Set one pole at 0 as an integrator, the second pole at 1/RcC (to cancel the power stage
zero), and the third pole at ωp = ωs/2. Set the gain Kc to adjust the phase margin and the crossover frequency.
Set the two zeros at κz/
√
LC and 1/
√
LC (to cancel the power stage poles), where κz is a zero scale factor to
have additional flexibility to adjust the phase margin and the crossover frequency. The zero scale factor κz used
in industry typically varies between 0.1 and 1.2. As will be shown later, a smaller value of κz may lead to the
subharmonic oscillation. Taking into account the above guidelines, the compensator has a transfer function
Gc(s) =
Kc(1 +
√
LCs/κz)(1 +
√
LCs)
s(1 + s/ωp)(1 +RcCs)
(27)
From (1), the loop gain is
T (s) =
vsGc(s)Gp(s)
Vm
(28)
≈ vsKcρ
Vmκz
1
s(1 + s/ωp)
(at high frequency) (29)
which is of case C5. The critical condition expressed in terms of vs is
vs =
Vmκzωs
Kcρ(α0(D)− α(D, p)) (30)
As discussed above, a smaller κz leads to a smaller critical source voltage vs.
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Figure 19. Sampled-data pole trajectories for ωp/ωs ∈ (0.1, 0.8).
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Example 3. (With phase margin of 38.9◦ based on the average model, the subharmonic oscillation still occurs.)
Consider a buck converter with the type-III compensator (27). Exactly the same parameters as in the technical
document [18] are used: fs = 1/T = 300 kHz, L = 900 nH, C = 990 µF, R = 0.4 Ω, Rc = 5 mΩ, vr = 3.3 V,
and Vm = 1.5 V. For the compensator, Kc = 7.78×104, the zeros are 1/2
√
LC = 1.675×104, 1/
√
LC = 3.35×104,
and the poles are ωp = ωs/2 = 9.425 × 105, and 1/RcC = 2.02 × 105.
Time-domain simulation (Fig. 21) shows that the subharmonic oscillation occurs when vs = 16 V (D ≈ 0.206).
This is also confirmed by the exact sampled-data analysis with a sampled-data pole at -1 when the subharmonic
oscillation occurs. Based on the average model (with T (jω) as in (28)), the loop gain T (jω) shown in Fig. 22
has a phase margin of 38.9◦ for vs = 16. The frequency response also shows an infinite gain margin because the
phase never reaches -180◦, which means that no matter how much vs increases (to increase the loop gain), the
converter is expected to be stable based on the average model. However, the subharmonic oscillation still occurs
when vs = 16.
With D = 0.2, the prediction of the critical vs by (30) is 17.1, close to the simulation result and the sampled-data
analysis. As discussed above, the small error is due to the approximation of T (s) in (29). 
Since the VMC buck converter with a type-III compensator is of case C5, same as the ACMC buck converter.
The VMC buck converter with a type-III compensator also has an instability window of ωp as shown in the next
example.
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Figure 21. Signal waveforms showing the subharmonic oscillation.
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Example 4. (Unstable window of ωp, unrelated to the ripple amplitude of y0(t).) Consider again Example 3 with
vs = 16. Vary ωp from 0.1ωs to 0.6ωs. An instability window of ωp ∈ (0.23, 0.5)ωs is found. Similar to Example 2,
the value of ωp adjusts the ripple amplitude of y0(t). A larger ωp leads to a larger ripple of y0(t). In [6], it is
hypothesized that the ripple amplitude of y0(t) is related to subharmonic oscillation. The following simulation
shows that the ripple amplitude of y0(t) is unrelated to subharmonic oscillation even for VMC.
Time-domain simulation. For ωp = 0.2ωs, the ripple amplitude of y0(t) is small, and the converter is stable
(Fig. 23). For ωp = 0.24ωs, the ripple amplitude of y0(t) is larger, and the converter is unstable with subharmonic
oscillation (Fig. 24). For ωp = 0.6ωs, the ripple amplitude of y0(t) (not shown) is even larger, but the converter
is stable (Fig. 25). Comparing Figs. 23-25, the ripple amplitude of y0(t) is unrelated to subharmonic oscillation.
This also shows a counter-example for the hypothesis proposed in [6] that the ripple amplitude of y0(t) is related
to the subharmonic oscillation.
Independent sampled-data analysis. The instability window of ωp is also confirmed by the sampled-data pole
trajectories. The sampled-data pole trajectories for 0.1ωs < ωp < 0.6ωs are shown in Fig. 26. There are five poles.
Three poles are fixed around 0.9485, 0.8853, and 0.51. A pole leaves the unit circle through -1 when ωp = 0.23ωs,
and enters the unit circle when ωp = 0.5ωs. This explains exactly the instability window of ωp.
Accurate prediction by the L-plot. The L-plot (where T (s) is based on (29)) is shown in Fig. 27 which indicates
an instability window of ωp ∈ [0.23, 0.47]ωs . As discussed above, the small error is due to the approximation of
T (s) in (29). The instability window of p predicted by (26) is [0.17, 0.58], which is also a close estimation.
In this example, the existence of instability window of ωp is also verified by time-domain simulation, pole
trajectories, and agreed closely with the derived critical condition. 
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Figure 23. The converter is stable, ωp = 0.2ωs.
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Figure 24. Subharmonic oscillation, ωp = 0.24ωs .
X. CONCLUSION
A general critical condition (4) of subharmonic oscillation in terms of the loop gain is derived. It is applicable to
a general nonlinear switching system represented in Fig. 5. Therefore, it is also applicable to other similar nonlinear
control systems. Many closed-form critical conditions for various control schemes in terms of converter parameters
are also derived. They are summarized in Table II. The effects of different parameters (such as vs, R, Rc, and the
ramp slope ma) on the subharmonic oscillation can be clearly seen.
The questions asked in the Introduction are answered:
1) Those previously known critical conditions, such as (9) for CMC, (12) for V2 control, and (16) for VMC
with zero ESR, become special cases in the generalized framework.
2) The instability window of pole can be explained by case C5. A system of the case C5, such as ACMC or
VMC with a type-III compensator, will have an instability window of pole.
3) The hypothesis [6] that the signal ripple amplitude can predict the occurrence of subharmonic oscillation is
applicable for a converter with zero ESR (case C6). It is not applicable to a converter with a large pole (case
C5). For example, in ACMC or VMC with a type-III compensator, the instability window of pole indicates
that the signal ripple amplitude is not an accurate index to predict subharmonic oscillation. Also note that the
ripple amplitude, either ∆vo or ∆iL for Rc = 0, has a term of D(1 −D) which is symmetric with respect
to D = 1/2. For a ripple index to be valid, the critical condition also needs to be symmetric with respect
to D = 1/2. Among the cases in Table I, only the critical condition for C6 is symmetric with respect to
D = 1/2. Therefore, the ripple index has very limited applications.
4) A typical critical condition is a weighted combination of three terms: α0(D) = pi(2D − 1), α1(D) =
pi2(2D2 − 2D + 1), and a correction term c(D, p). For example, both V2 control and PVMC have the same
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Figure 25. The converter is stable with a larger ripple of y0(t), ωp = 0.6ωs.
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Figure 26. Sampled-data pole trajectories for 0.1ωs < ωp < 0.6ωs.
form of critical condition. Also, both PVMC and CMC have a term α0(D) = pi(2D− 1). For a compensator
with a pole smaller than one tenth of the switching frequency, the correction term can be ignored.
5) Given an arbitrary control scheme, a systematic procedure is proposed to derive the critical condition for
that control scheme. First, approximate the loop gain T (s) at high frequency (higher than ωs/2). Then, from
Table I, one can readily obtain the critical condition in terms of converter parameters.
Given the closed-form condition in terms of converter parameters, one knows the quantitative effect of each
parameter on the subharmonic oscillation. One can make the L-plot (such as Figs. 20 and 27) as a function of
a parameter of interest, its intersection with a horizontal line at 1 determines the stable operating range of that
parameter. Also, given parameters p1 and p2 for example, based on the closed-form condition, one can determine the
instability boundary in the parameter space (p1, p2) as shown in Fig. 1, or from the contour plot (such as Fig. 15).
Based on these plots, one knows how to choose proper parameter values to avoid the subharmonic oscillation.
This paper focuses on the converter operated at a fixed switching frequency. Similar analysis can be applied to
the converter with variable frequency control, such as constant on-time control. The F-transforms in Table I still
apply, but with a different α(D, p). The results are reported separately.
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